Introduction {#Sec1}
============

As devices scaling continues, Si-based ultra-thin body (UTB) field-effect transistors (FETs) and FinFET with low leakage currents and good gate controllability allow gate/channel length reduction through Fin (body) thickness scaling^[@CR1],[@CR2]^. Furthermore, the single crystalline silicon (Si)/polycrystalline silicon (poly-Si)-based nanowires (NWs) and nano-sheet (NS) junctionless (JL) devices with low operation voltage and near ideal subthreshold characteristics have been proposed and demonstrated for lower thermal budgets and easier processes^[@CR3]--[@CR6]^. Since the gradient of a doping concentration is absent, the issues of the sharp doping profile formation and the impurities diffusion are completely eliminated^[@CR5]^. Nevertheless, FETs/FinFET with sub-5nm technology node require sub-3nm-thick body for better channel controllability^[@CR7]^. Most Si-based devices with such an ultra-thin body thickness will face several challenges, including the control of channel thickness (T~ch~), high source/drain (S/D) parasitic resistance (R~SD~), and uniform S/D and channel heavy doping for JL FETs devices^[@CR6]^. Therefore, as Si-based CMOS scaling approaches its limits (T~ch~ \< 5 nm), it is highly urgent and desirable to investigate other ultra-thin/two-dimensional (2D) channel materials with relatively wide band gaps and high mobility. Such ultra-thin/2D channel materials can potentially suppress short channel effects (SCEs) and achieve high ON/OFF currents ratio (I~ON~/I~OFF~) owing to good gate electrostatics and low leakage currents for digital circuit applications^[@CR8]^.

Recently, indium oxide (InO~x~)-based transparent amorphous oxide semiconductor thin film transistors (TAOS TFTs) with wide band gaps have been developed and applied not only for display but also for other applications, like flexible electronics, optoelectronics, and mobile electronics owing to superior uniformity, low-temperature processes, and high field-effect mobility (μ~FE~)^[@CR9]^. In the last few years, the vertically stacked (VS) hybrid complementary metal-oxide-semiconductor (CMOS) consisted of low-temperature *c*-axis aligned crystalline In-Ga-Zn-O (CAAC-IGZO) FETs with 60 nm technology node and p-channel Si MOSFETs with 65 nm technology node have been successfully fabricated and demonstrated^[@CR10]--[@CR12]^. Back-end of line (BEOL) compatible nano-scaled CAAC-IGZO FETs with ultra-low OFF-state currents (I~OFF~) and SCEs immunity are promising candidates for low power large-scale integration (LSI) and internet of things (IoT) applications^[@CR12]^. Although CAAC-IGZO FETs exhibit a μ~FE~ \~10 cm^2^/V-s, the μ~FE~ and subthreshold swing (S.S.) of CAAC-IGZO FETs are degraded by increasing channel width^[@CR10]^. Consequently, further improvements in μ~FE~ and the stability of the TAOS TFTs are urgently required to broaden their range of potential applications. To achieve these targets, an amorphous indium tungsten oxide (a-IWO) semiconducting material with high mobility and stability, which is free from both Ga and Zn, was studied for an alternative choice to a-IGZO TFTs^[@CR13]--[@CR15]^. We have successfully fabricated and demonstrated the low thermal budget 2D-like a-IWO NS JL transistors (a-IWO NS-JLTs) in bottom metal gate (BMG) configurations with high μ~FE~ \~25.3 cm^2^/V-s, near ideal S.S. \~63 mV/dec., and improved hysteresis characteristics for the first time^[@CR16]^. The thickness of conductive a-IWO NS channel can be well controlled by radio-frequency (RF) magnetron sputtering at room temperature. The a-IWO NS-JLTs with metal S/D electrodes exhibit ultra-low leakage currents owing to the wider band gap of a-IWO compared to Schottky-barrier Si devices with high leakage currents^[@CR17]^. Furthermore, the R~SD~ also can be significantly reduced by using metal S/D electrodes.

In this work, we will study the influences of the different gate insulator (GI) materials and the scalings of GI thickness, a-IWO channel thickness, and channel lengths on the electrical characteristics and performances of a-IWO NS-JLTs. In addition, a low power and high performance CMOS inverter based on low temperature devices is the basic and essential component in digital circuits for the pressing applications such as wearable electronics and IoT technology. Although some hybrid CMOS inverters constructed by low temperature n-channel TAOS and p-channel poly-Si TFTs had been studied and realized, the electrical characteristics of TFTs were performed with high operation voltage, poor S.S, and large I~OFF~ in these previous studies^[@CR18],[@CR19]^. A conceptual VS hybrid CMOS structure consisted of BEOL compatible n-channel a-IWO NS-JLTs and p-channel poly-Si TFTs will be proposed and characterized in this work. The matched electrical characteristics of n- and p-channel devices with low operation voltage and low I~OFF~ are exhibiting the promising candidate for future VS Hybrid CMOS applications.

Methods {#Sec2}
=======

The structure diagram of proposed BMG a-IWO NS-JLTs is schematically shown in Fig. [1(a)](#Fig1){ref-type="fig"}. The proposed devices can be fabricated on Si wafers with 550-nm-thick buffer thermal SiO~2~ or on glass substrates^[@CR16]^. Firstly, a layer of 25-nm-thick Mo film was deposited subsequently by the direct current (DC) sputtering and patterned as the gate electrode through photolithography. Secondly, a layer of 10-nm or 20-nm or 30-nm-thick HfO~2~ was deposited by atomic layer deposition (ALD) as the gate insulator (GI). Next, a layer of 4-nm or 10-nm-thick a-IWO channel was deposited by RF magnetron sputtering of an In-W-O (contained 4 wt.% of WO~3~) ceramic plate target at room temperature. Then, the a-IWO channel active layer was patterned through photolithography. Thirdly, a layer of 25-nm-thick Mo film was deposited by DC sputtering and patterned as the source/drain (S/D) electrodes using the lift-off technique. Finally, after channel passivation processes, contact holes to the gate and S/D electrodes were patterned and opened through photolithography.Figure 1The structures diagram of (**a**) proposed BMG a-IWO NS-JLTs with HfO~2~ GI and (**b**) BSG a-IWO NS-JLTs with SiO~2~ GI; (**c**) the cross-sectional TEM images of proposed BMG a-IWO NS-JLTs.

To investigate the influences of different GI materials on the devices, the a-IWO NS-JLTs in bottom Si-sub gate (BSG) configurations with a-IWO NS channel = 4 nm were also fabricated on a heavily doped n-type Si wafer with 30-nm-thick high-quality thermal SiO~2~ GI, as shown in Fig. [1(b)](#Fig1){ref-type="fig"}. Additionally, the low metal contamination Ni-induced lateral crystallization (LC-NILC) poly-Si TFTs with 50-nm-thick poly-Si channel and 10-nm-thick HfO~2~ GI were also fabricated on Si-substrates to study the OFF-state electrical characteristics for VS hybrid CMOS applications. The detail LC-NILC processes were shown in our previous work^[@CR20]^.

Results and Discussion {#Sec3}
======================

Figure [1(c)](#Fig1){ref-type="fig"} displays the cross-sectional transmission electron microscope (TEM) images of proposed BMG a-IWO NS-JLTs. The thickness of a-IWO NS channel and HfO~2~ GI are 4 nm and 10 nm, respectively. In general, the surface of a-IWO film deposited by means of magnetron sputtering is extremely flat^[@CR13]^. The interfacial layer (IL) was consequently formed and found during deposition of HfO~2~ GI on the channel in the conventional top-gate devices. Since the deposition of HfO~2~ GI was made before the deposition of a-IWO NS channel in the proposed BMG a-IWO NS-JLTs, the IL between the HfO~2~ GI and the a-IWO NS channel is negligible, resulting in near ideal S.S. and improved hysteresis characteristics^[@CR16]^.

Figure [2](#Fig2){ref-type="fig"} exhibits the transfer characteristics of a-IWO NS-JLTs with different GI materials, different HfO~2~ GI thickness, and different a-IWO channel thickness. In JL configurations, the doping or carrier concentration of the source/drain (S/D) and channel is uniform, heavy, and homogenous, which significantly reduces thermal budgets of processes and simplifies fabrication^[@CR5]^. However, there are more negative V~TH~ and worse subthreshold characteristics in JL devices with thicker thickness of channel (a-IWO channel = 10 nm) or under poorer gate controls (HfO~2~ GI = 30 nm for BMG and SiO~2~ GI = 30 nm for BSG) in Fig. [2](#Fig2){ref-type="fig"} ^[@CR21]^. Among these devices, the transfer characteristics of BSG a-IWO NS-JLTs with a-IWO channel = 4 nm and SiO~2~ GI = 30 nm exhibit the weakest gate control on channel, resulting in the absence of an OFF-state within V~GS~ = −2V \~ V~GS~ = 2V. The ON-state currents (I~ON~) and S.S. of BMG a-IWO NS-JLTs are enhanced by shrinking the HfO~2~ GI thickness (HfO~2~ GI = 10 nm) thanks to the better gate controllability. Although BMG a-IWO NS-JLTs with HfO~2~ GI = 10 nm and a-IWO channel = 10 nm have the highest I~ON~ and μ~FE~, the most positive V~TH~, highest I~ON~/I~OFF~, and steepest S.S. are accomplished in BMG a-IWO NS-JLTs with HfO~2~ GI = 10 nm and a-IWO channel = 4 nm for low operation voltage applications. Therefore, we will focus the BMG a-IWO NS-JLTs with HfO~2~ GI = 10 nm and a-IWO channel = 4 nm in the latter discussions.Figure 2The transfer characteristics of a-IWO NS-JLTs with different GI materials, different HfO~2~ GI thickness, and different a-IWO channel thickness. The most positive V~TH~, highest I~ON~/I~OFF~, and steepest S.S. (\~63 mV/dec.) are accomplished in BMG a-IWO NS-JLTs with HfO~2~ GI = 10 nm and a-IWO channel = 4 nm.

In order to enhance the I~ON~, it is necessary to improve both of μ~FE~ and the contact resistance (R~C~) between S/D metal electrodes and TAOS channel. The normalized output characteristics of a-IWO NS-JLTs with (a) channel length (L) = 40 μm and (b) L = 5 μm are shown in Fig. [3](#Fig3){ref-type="fig"}. It is noted that as the thickness of HfO~2~ GI scaling down from 30 nm to 10 nm, the driving currents of a-IWO NS-JLTs with 10-nm-thick HfO~2~ GI operated at gate overdrive voltage (V~GS~ − V~TH~) = 2V are enhanced more than 3 times of magnitude compared with the one with 30-nm-thick HfO~2~ GI. The significant enhancements in driving currents are attributable to the improvements in R~C~ between the S/D metal electrodes and the a-IWO NS channel.Figure 3The normalized output characteristics of IWO NS-JLTs. (**a**) The a-IWO NS-JLTs with L = 40 μm and **(b**) the a-IWO NS-JLTs with L = 5 μm. The driving currents of IWO NS-JLTs with 10-nm-thick HfO~2~ are more than 3 times as large as those of IWO NS-JLTs with 30-nm-thick HfO~2~ at V~G~ − V~TH~ = 2V.

Transmission line model (TLM) measurement can be used to extract the R~C~ of metal-semiconductor junction^[@CR22]^. Figure [4(a)](#Fig4){ref-type="fig"} demonstrates the plot of total resistance (R~Total~) versus channel length (L) (R~Total~ − L) at V~GS~ − V~TH~ = 2V. Figure [4(b)](#Fig4){ref-type="fig"} displays the results of the extracted width-normalized R~C~ under different V~GS~ − V~TH~ for the a-IWO NS-JLTs with different thicknesses of HfO~2~ GI. The width-normalized R~C~ in the inset of Fig. [4(b)](#Fig4){ref-type="fig"} is plotted in logarithm scale. The R~C~ is significantly improved by elevating the vertical electric-field between the gate and the overlapped S/D electrodes via increasing V~GS~ − V~TH~ and scaling down the thickness of HfO~2~ GI, especially in V~GS~ − V~TH~ = 2V and HfO~2~ GI = 10 nm.Figure 4The extraction of R~C~ from the plot of R~Total~ − L and the diagrammatic explanation of R~C~ in relation to the gate voltage and the thickness of HfO~2~ GI. (**a**) The plot of R~Total~ − L at V~GS~ − V~TH~ = 2V; (**b**) the results of the extracted width-normalized R~C~ under different V~GS~ − V~TH~ in a-IWO NS-JLTs with different thicknesses of HfO~2~ GI; (**c**) the schematic structure of gate-to-source overlap region; (**d**) the illustration of band diagram along A-A'. The R~C~ is significantly improved by increasing V~GS~ − V~TH~ and scaling down the thickness of HfO~2~ GI, especially in V~GS~ − V~TH~ = 2V and HfO~2~ GI = 10 nm.

Figure [4(c)](#Fig4){ref-type="fig"} shows the schematic structure of the gate-to-source overlap region and Fig. [4(d)](#Fig4){ref-type="fig"} illustrates of band diagram along A-A'. As shown in Fig. [4(c)](#Fig4){ref-type="fig"}, when S/D electrodes contact with a-IWO NS layer, the R~C~ related to Schottky barrier between S/D metal electrode and a-IWO NS channel is formed. Since the potential energy of a-IWO NS channel at S/D electrodes contact can be modulated by the gate voltage, the Schottky barrier becomes narrower as the gate voltage increases, as shown in Fig. [4(d)](#Fig4){ref-type="fig"}. Higher vertical electric-field enhances more electrons tunneling behavior in addition to thermionic electron injection^[@CR23]^. The R~C~ is decreased with increasing gate voltage and scaling down the thickness of HfO~2~ GI, resulting in higher I~ON~. The electrical mechanism can be summarized that the increase of the gate voltage will decrease the Schottky barrier height and make Schottky barrier narrower, resulting in the significant reduction of the value of R~C~. If a positive gate voltage is applied, it will modify the Fermi level in a-IWO NS layer and make the a-IWO NS channel more conductive and resultantly decreasing channel resistance (R~ch~). The vertical electric-field enhanced by scaling down the thickness of HfO~2~ GI also reduces the R~C~ at the metal-semiconductor interface.

It is well known that the poly-Si transistors are BEOL compatible devices for three-dimensional integrated circuits (3-D ICs) applications^[@CR4]--[@CR6]^. The low-temperature BEOL TAOS TFTs and poly-Si TFTs are the suitable platforms enabling monolithic 3-D integration with hybrid CMOS technologies. One of the major challenges to integrate the TAOS and poly-Si-based CMOS technologies is on their mismatched operation voltages (V~DD~)^[@CR24]^. For a low and matched operation voltage, the small S.S and real I~ON~/I~OFF~ under small gate operation voltage are critical. Figure [5](#Fig5){ref-type="fig"} displays transfer characteristics of a-IWO NS-JLTs with different channel lengths. The extracted V~TH~ roll-off of a-IWO NS-JLTs with different channel lengths is also plotted in the inset of Fig. [5](#Fig5){ref-type="fig"}. As the channel length scaling down, the V~TH~ roll-off is a key parameter to verify the gate controllability over the channel region. The a-IWO NS-JLTs with different channel lengths have almost identical S.S. \~63 mV/dec. and similar I~OFF~ characteristics, where the I~ON~ is nearly proportional to channel length. Thus, the value of I~ON~/I~OFF~ larger than 1 × 10^9^ can be obtained for the device with 5 μm channel length at an operation conditions of V~GS~ − V~TH~ = 3V and V~DS~ = 0.1V. The a-IWO NS-JLTs with very small V~TH~ roll-off exhibit high gate controllability and good SCEs immunity thanks to the combined use of 2D-like a-IWO NS channel and thinner HfO~2~ GI in devices.Figure 5The transfer characteristics of a-IWO NS-JLTs with different channel lengths. The inset shows the extracted V~TH~ roll-off. The a-IWO NS-JLTs with very small V~TH~ roll-off exhibit high gate controllability and good SCEs immunity.

For VS hybrid CMOS applications, the real I~OFF~ under large drain operation voltage is the key parameter. The transfer characteristics of a-IWO NS-JLTs with W/L = 80 μm/5 μm and n-channel LC-NILC poly-Si TFTs with W/L = 40 μm/5 μm are shown in Fig. [6(a,b)](#Fig6){ref-type="fig"}, respectively. In this work, the μ~FE~ of n-channel LC-NILC poly-Si TFTs is about twice as high as that of a-IWO NS-JLTs. In order to achieve electrically-matched I~ON~, a wider channel width for the a-IWO NS-JLTs was studied. As shown in Fig. [6(a)](#Fig6){ref-type="fig"}, the I~OFF~ of a-IWO NS-JLTs with W = 80 μm operated at V~DS~ = 0.1V and V~DS~ = 1V, respectively, are almost identical and smaller than the measurement detection limit (\~10^−13^A). The a-IWO NS-JLTs with near ideal S.S. can be operated at low voltage. The extremely high I~ON~/I~OFF~ \~ 10^10^ at V~GS~ − V~TH~ = 2.5V and V~DS~ = 1V is accomplished in a-IWO NS-JLTs by virtue of the wide bandgap InO~x~-based NS channel. However, the n-channel LC-NILC poly-Si TFTs always suffer from higher gate-induced drain leakage (GIDL) currents and higher I~OFF~ (=I~min~ at V~DS~ = 1V) due to poly-Si film with small bandgap and grain boundaries, resulting in poorer I~ON~/I~OFF~ \~ 10^8^ at V~GS~ − V~TH~ = 2.5V and V~DS~ = 1V shown in Fig. [6(b)](#Fig6){ref-type="fig"}. The a-IWO NS-JLTs with near ideal S.S., lower GIDL, and higher I~ON~/I~OFF~ are more suitable for low-power VS hybrid CMOS applications compared with the n-channel LC-NILC poly-Si TFTs.Figure 6The transfer characteristics of a-IWO NS-JLTs and LC-NILC poly-Si TFTs with different V~DS~ for VS hybrid CMOS applications. (**a**) The transfer characteristics of a-IWO NS-JLTs with W/L = 80 μm/5 μm; (**b**) the transfer characteristics of n-channel LC-NILC poly-Si TFTs with W/L = 40 μm/5 μm; (**c**) the conceptual schematic of VS hybrid CMOS structure; (**d**) the transfer characteristics of a-IWO NS-JLTs and p-channel LC-NILC poly-Si TFTs. The extremely high I~ON~/I~OFF~ \~ 10^10^ at V~DS~ = 1V and V~GS~ − V~TH~ = 2.5V is accomplished in a-IWO NS-JLTs by virtue of the wide bandgap InO~x~-based NS channel. The experimental electrical characteristics of n-channel a-IWO NS-JLTs and p-channel LC-NILC poly-Si TFTs exhibit matched electrical characteristics, low operation voltage, and low I~OFF~.

Figure [6(c)](#Fig6){ref-type="fig"} illustrates the conceptual schematic of VS hybrid CMOS structure and Fig. [6(d)](#Fig6){ref-type="fig"} displays the transfer characteristics of a-IWO NS-JLTs and p-channel LC-NILC poly-Si TFTs. The proposed VS hybrid CMOS structure is constructed by the high-temperature p-channel LC-NILC poly-Si TFTs underneath and top low-temperature n-channel a-IWO NS-JLTs. The match of electrical characteristics with low I~OFF~ for a-IWO NS-JLTs and LC-NILC poly-Si TFTs is respectively observed to meet the requirement for hybrid CMOS applications. They are exhibiting low operation voltages and offer new opportunities of designing BEOL CMOS devices for LSI logic circuits.

The technology potential for low-temperature processes applications on a glass substrate had been demonstrated^[@CR16]^. In JL devices, the path of current transport is concentrated in the center of heavy uniform doping channel, which reduces the effects at the oxide/channel interface, resulting in near ideal subthreshold characteristics^[@CR6]^. It is well known that μ~FE~ is significantly decreasing as scaling channel thickness. The proposed 2D-like BMG a-IWO NS-JLTs with μ~FE~ \~ 25.3 cm^2^/V-s exhibit near ideal S.S. and improved hysteresis characteristics because of the NS channel, JL configurations, and the good interface characteristics between the HfO~2~ GI and the a-IWO NS channel^[@CR16]^.

Conclusion {#Sec4}
==========

In summary, we have studied the influences of the different GI materials and the scalings of GI thickness, a-IWO NS channel thickness, and channel lengths on the electrical characteristics and performances of the 2D-like a-IWO NS-JLTs. Since a-IWO NS-JLTs are fabricated by using Ga-free a-IWO thin films, the material costs can be minimized compared with typically adopted a-IGZO. The Ga- and Zn-free a-IWO NS channel layers with low cost, high mobility, and good stability could be a promising alternative to a-IGZO for the advanced oxide-based TFT technology. Also, the 2D-like BMG a-IWO NS-JLTs significantly minimize the IL thickness, resulting in near ideal S.S. and improved hysteresis characteristics. The 2D-like BMG a-IWO NS-JLTs with small V~TH~ roll-off, large I~ON~/I~OFF~, near ideal S.S., high μ~FE~, low R~C~, and low operation voltage appears highly promising potentials for system-on-panel (SoP) and VS hybrid CMOS applications in the future.
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